



جامعة
المنارة

HAMAMA UNIVERSITY

Digital Logic Design

Chapter-4

Combinational Design



Combinational Circuits

- Output is function of input only
i.e. no feedback



When **input** changes, **output** may change (after a delay)


Combinational Circuits

- Analysis

- Given a circuit, find out its *function*
- Function may be expressed as:
 - Boolean function
 - Truth table


- Design

- Given a desired function, determine its *circuit*
- Function may be expressed as:
 - Boolean function
 - Truth table



Analysis Procedure


- Boolean Expression Approach



$$F_1 = AB'C' + A'BC' + A'B'C + ABC$$
$$F_2 = AB + AC + BC$$

Analysis Procedure


- Truth Table Approach



A	B	C	F_1	F_2
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0

Analysis Procedure


- Truth Table Approach



A	B	C	F_1	F_2
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1

Analysis Procedure


- Truth Table Approach



A	B	C	F_1	F_2
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0

Analysis Procedure


- Truth Table Approach



A	B	C	F_1	F_2
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1

Analysis Procedure


- Truth Table Approach



A	B	C	F_1	F_2
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	0	1

Analysis Procedure

- Truth Table Approach



A	B	C	F ₁	F ₂
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

	B			
	0	1	0	1
A	1	0	1	0

	B			
	0	0	1	0
A	0	1	1	1

$$F_1 = AB'C' + A'BC' + A'B'C + ABC$$


$$F_2 = AB + AC + BC$$

Design Procedure

- Given a problem statement:
 - Determine the number of *inputs* and *outputs*
 - Derive the truth table
 - Simplify the Boolean expression for each output
 - Produce the required circuit

Example:


Design a circuit to convert a “BCD” code to “Excess 3” code




Design Procedure

- BCD-to-Excess 3 Converter


<i>A B C D</i>	<i>w x y z</i>
0 0 0 0	0 0 1 1
0 0 0 1	0 1 0 0
0 0 1 0	0 1 0 1
0 0 1 1	0 1 1 0
0 1 0 0	0 1 1 1
0 1 0 1	1 0 0 0
0 1 1 0	1 0 0 1
0 1 1 1	1 0 1 0
1 0 0 0	1 0 1 1
1 0 0 1	1 1 0 0
1 0 1 0	x x x x
1 0 1 1	x x x x
1 1 0 0	x x x x
1 1 0 1	x x x x
1 1 1 0	x x x x
1 1 1 1	x x x x




$$w = A + BC + BD$$



$$x = B'C + B'D + BC'D'$$



$$y = C'D' + CD$$




$$z = D'$$

Design Procedure

- BCD-to-Excess 3 Converter

<i>A B C D</i>	<i>w x y z</i>
0 0 0 0	0 0 1 1
0 0 0 1	0 1 0 0
0 0 1 0	0 1 0 1
0 0 1 1	0 1 1 0
0 1 0 0	0 1 1 1
0 1 0 1	1 0 0 0
0 1 1 0	1 0 0 1
0 1 1 1	1 0 1 0
1 0 0 0	1 0 1 1
1 0 0 1	1 1 0 0
1 0 1 0	x x x x
1 0 1 1	x x x x
1 1 0 0	x x x x
1 1 0 1	x x x x
1 1 1 0	x x x x
1 1 1 1	x x x x



$$w = A + B(C+D)$$




$$x = B'(C+D) + B(C+D)'$$

$$y = (C+D)' + CD$$

$$z = D'$$

Seven-Segment Decoder

<i>w x y z</i>	<i>a b c d e f g</i>
0 0 0 0	1 1 1 1 1 1 0
0 0 0 1	0 1 1 0 0 0 0
0 0 1 0	1 1 0 1 1 0 1
0 0 1 1	1 1 1 1 0 0 1
0 1 0 0	0 1 1 0 0 1 1
0 1 0 1	1 0 1 1 0 1 1
0 1 1 0	1 0 1 1 1 1 1
0 1 1 1	1 1 1 0 0 0 0
1 0 0 0	1 1 1 1 1 1 1
1 0 0 1	1 1 1 1 0 1 1
1 0 1 0	x x x x x x x
1 0 1 1	x x x x x x x
1 1 0 0	x x x x x x x
1 1 0 1	x x x x x x x
1 1 1 0	x x x x x x x
1 1 1 1	x x x x x x x



$$a = w + y + xz + x'z'$$

$$b = \dots$$

$$c = \dots$$

$$d = \dots$$

Binary Adder


- Half Adder

- Adds 1-bit plus 1-bit
- Produces Sum and Carry

x y	C S
0 0	0 0
0 1	0 1
1 0	0 1
1 1	1 0




$$\begin{array}{r} x \\ + y \\ \hline C \quad S \end{array}$$



Binary Adder

- Full Addder
 - Adds 1-bit plus 1-bit plus 1-bit
 - Produces Sum and Carry



x y z	C S
0 0 0	0 0
0 0 1	0 1
0 1 0	0 1
0 1 1	1 0
1 0 0	0 1
1 0 1	1 0
1 1 0	1 0
1 1 1	1 1

	y			
	0	1	0	1
x	1	0	1	0


z

$$S = xy'z' + x'yz' + x'y'z + xyz = x \oplus y \oplus z$$

	y			
	0	0	1	0
x	0	1	1	1

z

$$C = xy + xz + yz$$




Binary Adder

- Full Addder



$$S = xy'z' + x'yz' + x'y'z + xyz = x \oplus y \oplus z$$

$$C = xy + xz + yz$$




Binary Adder

- Full Addder




Binary Adder




Carry Propagate Addition

$$\begin{array}{r}
 C_3 \ C_2 \ C_1 \\
 + \ x_3 \ x_2 \ x_1 \ x_0 \\
 + \ y_3 \ y_2 \ y_1 \ y_0 \\
 \hline
 C_y \ S_3 \ S_2 \ S_1 \ S_0
 \end{array}$$



Binary Adder

- Carry Propagate Adder



- Carry propagation

- When the correct outputs are available
- The critical path counts (the worst case)
- $(A_1, B_1, C_1) \rightarrow C_2 \rightarrow C_3 \rightarrow C_4 \rightarrow (C_5, S_4)$
- When 4-bits full-adder \rightarrow 8 gate levels (n -bits: $2n$ gate levels)




Figure 4.10 Full Adder with P and G Shown

Parallel Adders

- Reduce the carry propagation delay
 - Employ faster gates
 - Look-ahead carry (more complex mechanism, yet faster)
- Carry propagate: $P_i = A_i \oplus B_i$
- Carry generate: $G_i = A_i B_i$

- Sum: $S_i = P_i \oplus C_i$


- Carry: $C_{i+1} = G_i + P_i C_i$

- $C_0 =$ Input carry

- $C_1 = G_0 + P_0 C_0$

- $C_2 = G_1 + P_1 C_1 = G_1 + P_1 (G_0 + P_0 C_0) = G_1 + P_1 G_0 + P_1 P_0 C_0$

- $C_3 = G_2 + P_2 C_2 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$



Carry Look-ahead Adder (1/2)

- Logic diagram




Fig. 4.11 Logic Diagram of Carry Look-ahead Generator

Carry Look-ahead Adder (2/2)

- 4-bit carry-look ahead adder
 - Propagation delay of C_3 , C_2 and C_1 are equal.




Fig. 4.12 4-Bit Adder with Carry Look-ahead

BCD Adder

- 4-bits plus 4-bits
- Operands and Result: 0 to 9

$$\begin{array}{r}
 + x_3 x_2 x_1 x_0 \\
 + y_3 y_2 y_1 y_0 \\
 \hline
 \end{array}$$

Cy $S_3 S_2 S_1 S_0$

$X+Y$	$x_3 x_2 x_1 x_0$	$y_3 y_2 y_1 y_0$	Sum	Cy	$S_3 S_2 S_1 S_0$
0 + 0	0 0 0 0	0 0 0 0	= 0	0	0 0 0 0
0 + 1	0 0 0 0	0 0 0 1	= 1	0	0 0 0 1
0 + 2	0 0 0 0	0 0 1 0	= 2	0	0 0 1 0
0 + 9	0 0 0 0	1 0 0 1	= 9	0	1 0 0 1
1 + 0	0 0 0 1	0 0 0 0	= 1	0	0 0 0 1
1 + 1	0 0 0 1	0 0 0 1	= 2	0	0 0 1 0
1 + 8	0 0 0 1	1 0 0 0	= 9	0	1 0 0 1
1 + 9	0 0 0 1	1 0 0 1	= A	0	1 0 1 0
2 + 0	0 0 1 0	0 0 0 0	= 2	0	0 0 1 0
9 + 9	1 0 0 1	1 0 0 1	= 12	1	0 0 1 0


Invalid Code

Wrong BCD Value

0001 1000

BCD Adder


$X + Y$	$x_3 x_2 x_1 x_0$	$y_3 y_2 y_1 y_0$	Sum	Cy	$S_3 S_2 S_1 S_0$	$Required\ BCD\ Output$	$Value$
9 + 0	1 0 0 1	0 0 0 0	= 9	0	1 0 0 1	0 0 0 0 1 0 0 1	= 9
9 + 1	1 0 0 1	0 0 0 1	= 10	0	1 0 1 0	0 0 0 1 0 0 0 0	= 16 ✗
9 + 2	1 0 0 1	0 0 1 0	= 11	0	1 0 1 1	0 0 0 1 0 0 0 1	= 17 ✗
9 + 3	1 0 0 1	0 0 1 1	= 12	0	1 1 0 0	0 0 0 1 0 0 1 0	= 18 ✗
9 + 4	1 0 0 1	0 1 0 0	= 13	0	1 1 0 1	0 0 0 1 0 0 1 1	= 19 ✗
9 + 5	1 0 0 1	0 1 0 1	= 14	0	1 1 1 0	0 0 0 1 0 1 0 0	= 20 ✗
9 + 6	1 0 0 1	0 1 1 0	= 15	0	1 1 1 1	0 0 0 1 0 1 0 1	= 21 ✗
9 + 7	1 0 0 1	0 1 1 1	= 16	1	0 0 0 0	0 0 0 1 0 1 1 0	= 22 ✗
9 + 8	1 0 0 1	1 0 0 0	= 17	1	0 0 0 1	0 0 0 1 0 1 1 1	= 23 ✗
9 + 9	1 0 0 1	1 0 0 1	= 18	1	0 0 1 0	0 0 0 1 1 0 0 0	= 24 ✗



BCD Adder


- Correct Binary Adder's Output (+6)
 - If the result is between 'A' and 'F'
 - If $Cy = 1$

$S_3 S_2 S_1 S_0$	Err
0 0 0 0	0
1 0 0 0	0
1 0 0 1	0
1 0 1 0	1
1 0 1 1	1
1 1 0 0	1
1 1 0 1	1
1 1 1 0	1
1 1 1 1	1




$$Err = S_3 S_2 + S_3 S_1$$

BCD Adder




Binary Subtractor

- Use 2's complement with binary adder
 - $x - y = x + (-y) = x + y' + 1$



Binary Adder/Subtractor


- M : Control Signal (Mode)
 - $M=0 \rightarrow F = x + y$
 - $M=1 \rightarrow F = x - y$



Overflow


- **Unsigned Binary Numbers**

Carry



- **2's Complement Numbers**

Overflow



Magnitude Comparator

- Compare 4-bit number to 4-bit number
 - 3 Outputs: $<$, $=$, $>$
 - Expandable to more number of bits

$$x_3 = \bar{A}_3 \bar{B}_3 + A_3 B_3$$

$$x_2 = \bar{A}_2 \bar{B}_2 + A_2 B_2$$


$$x_1 = \bar{A}_1 \bar{B}_1 + A_1 B_1$$

$$x_0 = \bar{A}_0 \bar{B}_0 + A_0 B_0$$


$$(A = B) = x_3 x_2 x_1 x_0$$

$$(A > B) = A_3 \bar{B}_3 + x_3 A_2 \bar{B}_2 + x_3 x_2 A_1 \bar{B}_1 + x_3 x_2 x_1 A_0 \bar{B}_0$$


$$(A < B) = \bar{A}_3 B_3 + x_3 \bar{A}_2 B_2 + x_3 x_2 \bar{A}_1 B_1 + x_3 x_2 x_1 \bar{A}_0 B_0$$



Magnitude Comparator




Magnitude Comparator



Decoders


- Extract “*Information*” from the code
- Binary Decoder
 - Example: 2-bit Binary Number

Only *one* lamp will turn on




Decoders

- 2-to-4 Line Decoder



I_1 I_0	Y_3 Y_2 Y_1 Y_0
0 0	0 0 0 1
0 1	0 0 1 0
1 0	0 1 0 0
1 1	1 0 0 0



$$Y_3 = I_1 I_0$$



$$Y_2 = I_1 \bar{I}_0$$

$$Y_1 = \bar{I}_1 I_0$$

$$Y_0 = \bar{I}_1 \bar{I}_0$$


Decoders

- 3-to-8 Line Decoder




Decoders

- “*Enable*” Control




<i>E</i>	<i>I</i> ₁ <i>I</i> ₀	<i>Y</i> ₃ <i>Y</i> ₂ <i>Y</i> ₁ <i>Y</i> ₀
0	x x	0 0 0 0
1	0 0	0 0 0 1
1	0 1	0 0 1 0
1	1 0	0 1 0 0
1	1 1	1 0 0 0



Decoders

- Expansion

$I_2 I_1 I_0$	$Y_7 Y_6 Y_5 Y_4 Y_3 Y_2 Y_1 Y_0$
0 0 0	0 0 0 0 0 0 0 1
0 0 1	0 0 0 0 0 0 1 0
0 1 0	0 0 0 0 0 1 0 0
0 1 1	0 0 0 0 1 0 0 0
1 0 0	0 0 0 1 0 0 0 0
1 0 1	0 0 1 0 0 0 0 0
1 1 0	0 1 0 0 0 0 0 0
1 1 1	1 0 0 0 0 0 0 0






Decoders

- Active-High / Active-Low

I_1 I_0	Y_3 Y_2 Y_1 Y_0
0 0	0 0 0 1
0 1	0 0 1 0
1 0	0 1 0 0
1 1	1 0 0 0

I_1 I_0	Y_3 Y_2 Y_1 Y_0
0 0	1 1 1 0
0 1	1 1 0 1
1 0	1 0 1 1
1 1	0 1 1 1




Implementation Using Decoders

- Each output is a minterm
- All minterms are produced
- Sum the required minterms


Example: Full Adder

$$S(x, y, z) = \sum(1, 2, 4, 7)$$

$$C(x, y, z) = \sum(3, 5, 6, 7)$$




Implementation Using Decoders



Encoders

- Put “*Information*” into code
- Binary Encoder
 - Example: 4-to-2 Binary Encoder



Only *one* switch should be activated at a time

x_3	x_2	x_1	y_1	y_0
0	0	0	0	0
0	0	1	0	1
0	1	0	1	0
1	0	0	1	1

Encoders



- Octal-to-Binary Encoder (8-to-3)

I_7	I_6	I_5	I_4	I_3	I_2	I_1	I_0	Y_2	Y_1	Y_0
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

$$Y_2 = I_7 + I_6 + I_5 + I_4$$

$$Y_1 = I_7 + I_6 + I_3 + I_2$$


$$Y_0 = I_7 + I_5 + I_3 + I_1$$



Priority Encoders

- 4-Input Priority Encoder



I_3	I_2	I_1	I_0	Y_1	Y_0	V
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	x	0	1	1
0	1	x	x	1	0	1
1	x	x	x	1	1	1



$$Y_1 = I_3 + I_2$$

$$Y_0 = I_3 + \bar{I}_2 I_1$$


$$V = I_3 + I_2 + I_1 + I_0$$




Encoder / Decoder Pairs



Multiplexers




S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3





Multiplexers

- 2-to-1 MUX





- 4-to-1 MUX





Multiplexers

- Quad 2-to-1 MUX



Multiplexers


- Quad 2-to-1 MUX



Implementation Using Multiplexers

- Example

$$F(x, y) = \Sigma(0, 1, 3)$$




Implementation Using Multiplexers

- Example

$$F(x, y, z) = \Sigma(1, 2, 6, 7)$$


x	y	z	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1



Implementation Using Multiplexers

- Example


$$F(x, y, z) = \Sigma(1, 2, 6, 7)$$



Implementation Using Multiplexers


- Example

$$F(A, B, C, D) = \sum(1, 3, 4, 11, 12, 13, 14, 15)$$






Multiplexer Expansion

- 8-to-1 MUX using Dual 4-to-1 MUX



DeMultiplexers





جامعة
بنغازي

S_1	S_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	I
0	1	0	0	I	0
1	0	0	I	0	0
1	1	I	0	0	0

Multiplexer / DeMultiplexer Pairs




DeMultiplexers / Decoders




S_1	S_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	I
0	1	0	0	I	0
1	0	0	I	0	0
1	1	I	0	0	0

E	I_1	I_0	Y_3	Y_2	Y_1	Y_0
0	x	x	0	0	0	0
1	0	0	0	0	0	1
1	0	1	0	0	1	0
1	1	0	0	1	0	0
1	1	1	1	0	0	0





Three-State Gates

- Tri-State Buffer




<i>C</i>	<i>A</i>	<i>Y</i>
0	x	Hi-Z
1	0	0
1	1	1

- Tri-State Inverter




Three-State Gates



<i>C</i>	<i>D</i>	<i>Y</i>
0	0	Hi-Z
0	1	B
1	0	A
1	1	?

Not Allowed



Three-State Gates

