



جامعة
المنارة


HAMARA UNIVERSITY

Sequential Circuits

- Asynchronous




- Synchronous



Latches

- *SR* Latch



S	R	Q_0	Q	Q'
0	0	0	0	1


$Q = Q_0$

Initial Value



Latches

- *SR* Latch




S	R	Q_0	Q	Q'
0	0	0	0	1
0	0	1	1	0

$Q = Q_0$
 $Q = Q_0$



Latches

- *SR* Latch




S	R	Q_0	Q	Q'
0	0	0	0	1
0	0	1	1	0
0	1	0	0	1

} $Q = Q_0$
 $Q = 0$



Latches

- *SR* Latch




S	R	Q_0	Q	Q'
0	0	0	0	1
0	0	1	1	0
0	1	0	0	1
0	1	1	0	1

} $Q = Q_0$
 $Q = 0$
 $Q = 0$



Latches

- *SR* Latch



<i>S</i>	<i>R</i>	<i>Q</i> ₀	<i>Q</i>	<i>Q</i> '
0	0	0	0	1
0	0	1	1	0
0	1	0	0	1
0	1	1	0	1
1	0	0	1	0

} $Q = Q_0$


} $Q = 0$

$Q = 1$



Latches

- *SR* Latch



S	R	Q_0	Q	Q'
0	0	0	0	1
0	0	1	1	0
0	1	0	0	1
0	1	1	0	1
1	0	0	1	0
1	0	1	1	0


Annotations to the right of the table:

- Rows 1 and 2: $Q = Q_0$
- Rows 3 and 4: $Q = 0$
- Row 5: $Q = 1$
- Row 6: $Q = 1$



Latches

- *SR* Latch



S	R	Q_0	Q	Q'
0	0	0	0	1
0	0	1	1	0
0	1	0	0	1
0	1	1	0	1
1	0	0	1	0
1	0	1	1	0
1	1	0	0	0

$Q = Q_0$

$Q = 0$


$Q = 1$

$Q = Q'$



Latches

- *SR* Latch



S	R	Q_0	Q	Q'
0	0	0	0	1
0	0	1	1	0
0	1	0	0	1
0	1	1	0	1
1	0	0	1	0
1	0	1	1	0
1	1	0	0	0
1	1	1	0	0


Summary of output states:

- $Q = Q_0$ (rows 1 and 2)
- $Q = 0$ (rows 3 and 4)
- $Q = 1$ (rows 5 and 6)
- $Q = Q'$ (rows 7 and 8)



Latches

- SR Latch




S	R	Q
0	0	Q_0
0	1	0
1	0	1
1	1	$Q=Q'=0$

No change

Reset

Set

Invalid



S	R	Q
0	0	$Q=Q'=1$
0	1	1
1	0	0
1	1	Q_0

Invalid

Set


Reset

No change



Latches

- *SR* Latch




<i>S</i>	<i>R</i>	<i>Q</i>
0	0	Q_0
0	1	0
1	0	1
1	1	$Q=Q'=0$

No change

Reset

Set

Invalid



<i>S'</i>	<i>R'</i>	<i>Q</i>
0	0	$Q=Q'=1$
0	1	1
1	0	0
1	1	Q_0

Invalid

Set



Reset

No change



Controlled Latches

- *SR* Latch with Control Input



C	S	R	Q
0	x	x	Q_0
1	0	0	Q_0
1	0	1	0
1	1	0	1
1	1	1	$Q=Q'$

No change

No change

Reset


Set

Invalid




Controlled Latches

- *D* Latch (*D = Data*)




<i>C</i>	<i>D</i>	<i>Q</i>	
0	x	Q_0	No change
1	0	0	Reset
1	1	1	Set

Timing Diagram




Controlled Latches

- *D* Latch (*D = Data*)



<i>C</i>	<i>D</i>	<i>Q</i>	
0	x	Q_0	No change
1	0	0	Reset
1	1	1	Set


Timing Diagram



Output may change

Flip-Flops

- Controlled latches are level-triggered



- Flip-Flops are edge-triggered



Positive Edge




Negative Edge






Flip-Flops

- Master-Slave *D* Flip-Flop




Flip-Flops

- Edge-Triggered D Flip-Flop




Flip-Flops

- *JK* Flip-Flop





$$D = JQ' + K'Q$$




Flip-Flops

- T Flip-Flop




$$D = JQ' + K'Q$$

$$D = TQ' + T'Q = T \oplus Q$$




Flip-Flop Characteristic Tables



D	$Q(t+1)$
0	0
1	1

Reset

Set




J	K	$Q(t+1)$
0	0	$Q(t)$
0	1	0
1	0	1
1	1	$Q'(t)$

No change

Reset

Set

Toggle




T	$Q(t+1)$
0	$Q(t)$
1	$Q'(t)$

No change

Toggle




Flip-Flop Characteristic Equations




D	$Q(t+1)$
0	0
1	1

$$Q(t+1) = D$$



J	K	$Q(t+1)$
0	0	$Q(t)$
0	1	0
1	0	1
1	1	$Q'(t)$

$$Q(t+1) = JQ' + K'Q$$




T	$Q(t+1)$
0	$Q(t)$
1	$Q'(t)$

$$Q(t+1) = T \oplus Q$$



Flip-Flop Characteristic Equations

- Analysis / Derivation




J	K	$Q(t)$	$Q(t+1)$
0	0	0	0
0	0	1	1
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	

} No change



Flip-Flop Characteristic Equations

- Analysis / Derivation




J	K	$Q(t)$	$Q(t+1)$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	
1	0	1	
1	1	0	
1	1	1	

} No change
} Reset



Flip-Flop Characteristic Equations

- Analysis / Derivation




J	K	$Q(t)$	$Q(t+1)$	
0	0	0	0	No change
0	0	1	1	
0	1	0	0	Reset
0	1	1	0	
1	0	0	1	Set
1	0	1	1	
1	1	0		
1	1	1		



Flip-Flop Characteristic Equations

- Analysis / Derivation




J	K	$Q(t)$	$Q(t+1)$	
0	0	0	0	No change
0	0	1	1	
0	1	0	0	Reset
0	1	1	0	
1	0	0	1	Set
1	0	1	1	
1	1	0	1	Toggle
1	1	1	0	




Flip-Flop Characteristic Equations

- Analysis / Derivation



J	K	$Q(t)$	$Q(t+1)$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0




$$Q(t+1) = JQ' + K'Q$$



Flip-Flops with Direct Inputs

- Asynchronous Reset




R'	D	CLK	$Q(t+1)$
0	x	x	0



Flip-Flops with Direct Inputs

- Asynchronous Reset




R'	D	CLK	$Q(t+1)$
0	x	x	0
1	0	↑	0
1	1	↑	1



Flip-Flops with Direct Inputs

- Asynchronous Preset and Clear




PR'	CLR'	D	CLK	$Q(t+1)$
1	0	x	x	0



Flip-Flops with Direct Inputs

- Asynchronous Preset and Clear




PR'	CLR'	D	CLK	$Q(t+1)$
1	0	x	x	0
0	1	x	x	1



Flip-Flops with Direct Inputs

- Asynchronous Preset and Clear



PR'	CLR'	D	CLK	$Q(t+1)$
1	0	x	x	0
0	1	x	x	1
1	1	0	↑	0
1	1	1	↑	1




Analysis of Clocked Sequential Circuits

- The State
 - State = Values of all Flip-Flops

Example

$A B = 0 0$




Analysis of Clocked Sequential Circuits

- State Equations

$$\begin{aligned} A(t+1) &= D_A \\ &= A(t) x(t) + B(t) x(t) \\ &= A x + B x \end{aligned}$$

$$\begin{aligned} B(t+1) &= D_B \\ &= A'(t) x(t) \\ &= A' x \end{aligned}$$



$$\begin{aligned} y(t) &= [A(t) + B(t)] x'(t) \\ &= (A + B) x' \end{aligned}$$



Analysis of Clocked Sequential Circuits

- State Table (Transition Table)

Present State		Input	Next State		Output
<i>A</i>	<i>B</i>	<i>x</i>	<i>A</i>	<i>B</i>	<i>y</i>
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	1	0	0
1	1	0	0	0	1
1	1	1	1	0	0



$$A(t+1) = A x + B x$$



$$B(t+1) = A' x$$

$$y(t) = (A + B) x'$$

Analysis of Clocked Sequential Circuits

- State Table (Transition Table)

Present State		Next State				Output	
		$x=0$		$x=1$		$x=0$	$x=1$
A	B	A	B	A	B	y	y
0	0	0	0	0	1	0	0
0	1	0	0	1	1	1	0
1	0	0	0	1	0	1	0
1	1	0	0	1	0	1	0



$$A(t+1) = A x + B x$$



$$B(t+1) = A' x$$

$$y(t) = (A + B) x'$$

Analysis of Clocked Sequential Circuits

- State Table (Transition Table)

Present State		Next State				Output	
		$x=0$		$x=1$		$x=0$	$x=1$
A	B	A	B	A	B	y	y
0	0	0	0	0	1	0	0
0	1	0	0	1	1	1	0
1	0	0	0	1	0	1	0
1	1	0	0	1	0	1	0




$$A(t+1) = A x + B x$$

$$B(t+1) = A' x$$


$$y(t) = (A + B) x'$$

Analysis of Clocked Sequential Circuits

- State Diagram



Present State	Next State		Output	
	<i>x=0</i>	<i>x=1</i>	<i>x=0</i>	<i>x=1</i>
<i>A B</i>	<i>A B</i>	<i>A B</i>	<i>y</i>	<i>y</i>
0 0	0 0	0 1	0	0
0 1	0 0	1 1	1	0
1 0	0 0	1 0	1	0
1 1	0 0	1 0	1	0




Analysis of Clocked Sequential Circuits


- *D* Flip-Flops

Example:

Present State	Input		Next State
<i>A</i>	<i>x</i>	<i>y</i>	<i>A</i>
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1



$$A(t+1) = D_A = A \oplus x \oplus y$$




Analysis of Clocked Sequential Circuits

- JK Flip-Flops

Example:

Present State		I/P	Next State		Flip-Flop Inputs			
A	B	x	A	B	J _A	K _A	J _B	K _B
0	0	0	0	1	0	0	1	0
0	0	1	0	0	0	0	0	1
0	1	0	1	1	1	1	1	0
0	1	1	1	0	1	0	0	1
1	0	0	1	1	0	0	1	1
1	0	1	1	0	0	0	0	0
1	1	0	0	0	1	1	1	1
1	1	1	1	1	1	0	0	0



$$J_A = B$$

$$K_A = B x'$$

$$J_B = x'$$

$$K_B = A \oplus x$$

$$\begin{aligned} A(t+1) &= J_A Q'_A + K'_A Q_A \\ &= A'B + AB' + Ax \end{aligned}$$



$$\begin{aligned} B(t+1) &= J_B Q'_B + K'_B Q_B \\ &= B'x' + ABx + A'Bx' \end{aligned}$$

Analysis of Clocked Sequential Circuits

- JK Flip-Flops

Example:

Present State		I/P	Next State		Flip-Flop Inputs			
<i>A</i>	<i>B</i>	<i>x</i>	<i>A</i>	<i>B</i>	<i>J_A</i>	<i>K_A</i>	<i>J_B</i>	<i>K_B</i>
0	0	0	0	1	0	0	1	0
0	0	1	0	0	0	0	0	1
0	1	0	1	1	1	1	1	0
0	1	1	1	0	1	0	0	1
1	0	0	1	1	0	0	1	1
1	0	1	1	0	0	0	0	0
1	1	0	0	0	1	1	1	1
1	1	1	1	1	1	0	0	0




Analysis of Clocked Sequential Circuits

- T Flip-Flops

Example:

Present State		I/P	Next State		F.F Inputs		O/P
<i>A</i>	<i>B</i>	<i>x</i>	<i>A</i>	<i>B</i>	<i>T_A</i>	<i>T_B</i>	<i>y</i>
0	0	0	0	0	0	0	0
0	0	1	0	1	0	1	0
0	1	0	0	1	0	0	0
0	1	1	1	0	1	1	0
1	0	0	1	0	0	0	0
1	0	1	1	1	0	1	0
1	1	0	1	1	0	0	1
1	1	1	0	0	1	1	1



$$T_A = Bx \quad T_B = x$$

$$y = AB$$

$$A(t+1) = T_A Q'_A + T'_A Q_A$$

$$= AB' + AX' + A'Bx$$

$$B(t+1) = T_B Q'_B + T'_B Q_B$$



$$= x \oplus B$$

Analysis of Clocked Sequential Circuits

- T Flip-Flops

Example:

Present State		I/P	Next State		F.F Inputs		O/P
<i>A</i>	<i>B</i>	<i>x</i>	<i>A</i>	<i>B</i>	<i>T_A</i>	<i>T_B</i>	<i>y</i>
0	0	0	0	0	0	0	0
0	0	1	0	1	0	1	0
0	1	0	0	1	0	0	0
0	1	1	1	0	1	1	0
1	0	0	1	0	0	0	0
1	0	1	1	1	0	1	0
1	1	0	1	1	0	0	1
1	1	1	0	0	1	1	1



Mealy and Moore Models

Mealy

Present State		I/P	Next State		O/P
A	B	x	A	B	y
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	1	0	0
1	1	0	0	0	1
1	1	1	1	0	0

For the same *state*,
the *output* changes with the *input*

Moore


Present State		I/P	Next State		O/P
A	B	x	A	B	y
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	1	0
0	1	1	1	0	0
1	0	0	1	0	0
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	1

For the same *state*,
the *output* does not change with the *input*





Moore State Diagram


State / Output






Timing Diagram



No effect





Timing Diagram



Design of Clocked Sequential Circuits

- *Example:*

Detect 3 or more consecutive 1's



State	A	B
S_0	0	0
S_1	0	1
S_2	1	0
S_3	1	1





Design of Clocked Sequential Circuits

- Example:*

Detect 3 or more consecutive 1's


Present State		Input	Next State		Output
<i>A</i>	<i>B</i>	<i>x</i>	<i>A</i>	<i>B</i>	<i>y</i>
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	0
0	1	1	1	0	0
1	0	0	0	0	0
1	0	1	1	1	0
1	1	0	0	0	1
1	1	1	1	1	1



Design of Clocked Sequential Circuits

- Example:*

Detect 3 or more consecutive 1's



Present State		Input	Next State		Output
A	B	x	A	B	y
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	0
0	1	1	1	0	0
1	0	0	0	0	0
1	0	1	1	1	0
1	1	0	0	0	1
1	1	1	1	1	1

Synthesis using D Flip-Flops

$$A(t+1) = D_A(A, B, x) \\ = \sum (3, 5, 7)$$

$$B(t+1) = D_B(A, B, x) \\ = \sum (1, 5, 7)$$

$$y(A, B, x) = \sum (6, 7)$$

Design of Clocked Sequential Circuits with *D* F.F.

• *Example:*


Detect 3 or more consecutive 1's

Synthesis using *D* Flip-Flops

$$D_A(A, B, x) = \sum (3, 5, 7) \\ = Ax + Bx$$

$$D_B(A, B, x) = \sum (1, 5, 7) \\ = Ax + B'x$$

$$y(A, B, x) = \sum (6, 7) \\ = AB$$



	<i>B</i>			
	0	0	1	0
<i>A</i>	0	1	1	0
	<i>x</i>			


	<i>B</i>			
	0	1	0	0
<i>A</i>	0	1	1	0
	<i>x</i>			

	<i>B</i>			
	0	0	0	0
<i>A</i>	0	0	1	1
	<i>x</i>			

Design of Clocked Sequential Circuits with D F.F.

- Example:*

Detect 3 or more consecutive 1's




Synthesis using D Flip-Flops

$$D_A = A x + B x$$

$$D_B = A x + B' x$$

$$y = A B$$



Flip-Flop Excitation Tables

Present State	Next State	F.F. Input
$Q(t)$	$Q(t+1)$	D
0	0	0
0	1	1
1	0	0
1	1	1

Present State	Next State	F.F. Input	
$Q(t)$	$Q(t+1)$	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

0 0 (No change)

0 1 (Reset)

1 0 (Set)

1 1 (Toggle)

0 1 (Reset)

1 1 (Toggle)

0 0 (No change)


1 0 (Set)

$Q(t)$	$Q(t+1)$	T
0	0	0
0	1	1
1	0	1
1	1	0

Design of Clocked Sequential Circuits with JK F.F.

- Example:

Detect 3 or more consecutive 1's



Present State		Input	Next State		Flip-Flop Inputs			
<i>Q</i>	<i>B</i>	<i>x</i>	<i>A</i>	<i>B</i>	<i>J_A</i>	<i>K_A</i>	<i>J_B</i>	<i>K_B</i>
0	0	0	0	0	0	x	0	x
0	0	1	0	1	0	x	1	x
0	1	0	0	0	0	x	x	1
0	1	1	1	0	1	x	x	1
1	0	0	0	0	x	1	0	x
1	0	1	1	1	x	0	1	x
1	1	0	0	0	x	1	x	1
1	1	1	1	1	x	0	x	0

Synthesis using JK F.F.

$$J_A(A, B, x) = \sum (3)$$

$$d_{J_A}(A, B, x) = \sum (4, 5, 6, 7)$$

$$K_A(A, B, x) = \sum (4, 6)$$

$$d_{K_A}(A, B, x) = \sum (0, 1, 2, 3)$$

$$J_B(A, B, x) = \sum (1, 5)$$

$$d_{J_B}(A, B, x) = \sum (2, 3, 6, 7)$$

$$K_B(A, B, x) = \sum (2, 3, 6)$$

$$d_{K_B}(A, B, x) = \sum (0, 1, 4, 5)$$

Design of Clocked Sequential Circuits with JK F.F.







- Example:*

Detect 3 or more consecutive 1's

Synthesis using JK Flip-Flops

$$J_A = B X \quad K_A = X'$$


$$J_B = X \quad K_B = A' + X'$$



Design of Clocked Sequential Circuits with T.F.F.

- *Example:*

Detect 3 or more consecutive 1's



Present State		Input	Next State		F.F. Input	
A	B	x	A	B	T _A	T _B
0	0	0	0	0	0	0
0	0	1	0	1	0	1
0	1	0	0	0	0	1
0	1	1	1	0	1	1
1	0	0	0	0	1	0
1	0	1	1	1	0	1
1	1	0	0	0	1	1
1	1	1	1	1	0	0

Synthesis using TFlip-Flops

$$T_A(A, B, x) = \sum (3, 4, 6)$$

$$T_B(A, B, x) = \sum (1, 2, 3, 5, 6)$$

Design of Clocked Sequential Circuits with TFF.





• *Example:*

Detect 3 or more consecutive 1's

Synthesis using TFlip-Flops

$$T_A = A x' + A' B x$$

$$T_B = A' B + B \oplus x$$



Homework

- Mano
 - Chapter 5
 - 5-1
 - 5-3
 - 5-6
 - 5-8
 - 5-9



Homework

- 5-1** The *D* latch is constructed with four NAND gates and an inverter. Consider the following three other ways for obtaining a *D* latch. In each case, draw the logic diagram and verify the circuit operation.
- (a) Use NOR gates for the *SR* latch part and AND gates for the other two. An inverter may be needed.
 - (b) Use NOR gates for all four gates. Inverters may be needed.
 - (c) Use four NAND gates only (without an inverter). This can be done by connecting the output of the upper gate that goes to the *SR* latch to the input of the lower gate instead of the inverter output.

Homework

- 5-3** Show that the characteristic equation for the complement output of a *JK* flip-flop is

$$Q'(t+1) = J Q + K Q$$

- 5-6** A sequential circuit with two *D* flip-flops, *A* and *B*; two inputs, *x* and *y*; and one output, *z*, is specified by the following next-state and output equations:

$$A(t+1) = x' y + x A$$


$$B(t+1) = x' B + x A$$

$$z = B$$

- Draw the logic diagram of the circuit.
- List the state table for the sequential circuit.
- Draw the corresponding state diagram.

Homework

- 5-8** Derive the state table and the state diagram of the sequential shown circuit. Explain the function that the circuit performs.



Homework

5-9 A sequential circuit has two *JK* flip-flops *A* and *B* and one input *x*. The circuit is described by the following flip-flop input equations:

$$J_A = x \qquad K_A = B'$$

$$J_B = x \qquad K_B = A$$

- (a) Derive the state equations $A(t+1)$ and $B(t+1)$ by substituting the input equations for the *J* and *K* variables.
- (b) Draw the state diagram of the circuit.