

# INSTRUCTION SET



جامعة  
المنارة  
HAMARA UNIVERSITY

# Instruction Set

**8086 supports 6 types of instructions.**

**Data Transfer Instructions .1**

**Arithmetic Instructions .2**

**Logical Instructions .3**

**String manipulation Instructions .4**

**Process Control Instructions .5**

**Control Transfer Instructions .6**

# Instruction Set

## 1. Data Transfer Instructions

Instructions that are used to transfer data/ address in to registers, memory locations and I/O ports.

Generally involve two operands: Source operand and Destination operand of the same size.

**Source:** Register or a memory location or an immediate data

**Destination :** Register or a memory location.

The size should be a either a byte or a word.

A 8-bit data can only be moved to 8-bit register/ memory and a 16-bit data can be moved to 16-bit register/ memory.

# Instruction Set

## 1. Data Transfer Instructions

Mnemonics: **MOV, XCHG, PUSH, POP, IN, OUT ...**

### MOV reg2/ mem, reg1/ mem

MOV reg2, reg1  
MOV mem, reg1  
MOV reg2, mem

(reg2) ← (reg1)  
(mem) ← (reg1)  
(reg2) ← (mem)

### MOV reg/ mem, data

MOV reg, data  
MOV mem, data

(reg) ← data  
(mem) ← data

### XCHG reg2/ mem, reg1

XCHG reg2, reg1  
XCHG mem, reg1

(reg2) ↔ (reg1)  
(mem) ↔ (reg1)

# Instruction Set

## 1. Data Transfer Instructions

Mnemonics: **MOV, XCHG, PUSH, POP, IN, OUT ...**

### **PUSH reg16/ mem**

**PUSH reg16**

$$(SP) \leftarrow (SP) - 2$$

$$MA_S = (SS) \times 16_{10} + SP$$

$$(MA_S; MA_S + 1) \leftarrow (reg16)$$

**PUSH mem**

$$(SP) \leftarrow (SP) - 2$$

$$MA_S = (SS) \times 16_{10} + SP$$

$$(MA_S; MA_S + 1) \leftarrow (mem)$$

### **POP reg16/ mem**

**POP reg16**

$$MA_S = (SS) \times 16_{10} + SP$$

$$(reg16) \leftarrow (MA_S; MA_S + 1)$$

$$(SP) \leftarrow (SP) + 2$$

**POP mem**

$$MA_S = (SS) \times 16_{10} + SP$$

$$(mem) \leftarrow (MA_S; MA_S + 1)$$

$$(SP) \leftarrow (SP) + 2$$

# Instruction Set

## 1. Data Transfer Instructions

Mnemonics: **MOV, XCHG, PUSH, POP, IN, OUT ...**

<p><b>IN A, [DX]</b></p> <p>IN AL, [DX]</p> <p>IN AX, [DX]</p>	<p><math>PORT_{addr} = (DX)</math> <math>(AL) \leftarrow (PORT)</math></p> <p><math>PORT_{addr} = (DX)</math> <math>(AX) \leftarrow (PORT)</math></p>	<p><b>OUT [DX], A</b></p> <p>OUT [DX], AL</p> <p>OUT [DX], AX</p>	<p><math>PORT_{addr} = (DX)</math> <math>(PORT) \leftarrow (AL)</math></p> <p><math>PORT_{addr} = (DX)</math> <math>(PORT) \leftarrow (AX)</math></p>
<p><b>IN A, addr8</b></p> <p>IN AL, addr8</p> <p>IN AX, addr8</p>	<p><math>(AL) \leftarrow (addr8)</math></p> <p><math>(AX) \leftarrow (addr8)</math></p>	<p><b>OUT addr8, A</b></p> <p>OUT addr8, AL</p> <p>OUT addr8, AX</p>	<p><math>(addr8) \leftarrow (AL)</math></p> <p><math>(addr8) \leftarrow (AX)</math></p>

# Instruction Set

## 2. Arithmetic Instructions

Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**

<p><b>ADD reg2/ mem, reg1/mem</b></p> <p>ADC reg2, reg1 ADC reg2, mem ADC mem, reg1</p>	<p>(reg2) ← (reg1) + (reg2) (reg2) ← (reg2) + (mem) (mem) ← (mem)+(reg1)</p>
<p><b>ADD reg/mem, data</b></p> <p>ADD reg, data ADD mem, data</p>	<p>(reg) ← (reg)+ data (mem) ← (mem)+data</p>
<p><b>ADD A, data</b></p> <p>ADD AL, data8 ADD AX, data16</p>	<p>(AL) ← (AL) + data8 (AX) ← (AX) +data16</p>

# Instruction Set

## 2. Arithmetic Instructions

Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**

<p><b>ADC reg2/ mem, reg1/mem</b></p> <p>ADC reg2, reg1 ADC reg2, mem ADC mem, reg1</p>	<p><math>(reg2) \leftarrow (reg1) + (reg2) + CF</math> <math>(reg2) \leftarrow (reg2) + (mem) + CF</math> <math>(mem) \leftarrow (mem) + (reg1) + CF</math></p>
<p><b>ADC reg/mem, data</b></p> <p>ADC reg, data ADC mem, data</p>	<p><math>(reg) \leftarrow (reg) + data + CF</math> <math>(mem) \leftarrow (mem) + data + CF</math></p>
<p><b>ADDC A, data</b></p> <p>ADD AL, data8 ADD AX, data16</p>	<p><math>(AL) \leftarrow (AL) + data8 + CF</math> <math>(AX) \leftarrow (AX) + data16 + CF</math></p>



# Instruction Set

## 2. Arithmetic Instructions

Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**

<p><b>SUB reg2/ mem, reg1/mem</b></p> <p>SUB reg2, reg1 SUB reg2, mem SUB mem, reg1</p>	<p><math>(reg2) \leftarrow (reg1) - (reg2)</math> <math>(reg2) \leftarrow (reg2) - (mem)</math> <math>(mem) \leftarrow (mem) - (reg1)</math></p>
<p><b>SUB reg/mem, data</b></p> <p>SUB reg, data SUB mem, data</p>	<p><math>(reg) \leftarrow (reg) - data</math> <math>(mem) \leftarrow (mem) - data</math></p>
<p><b>SUB A, data</b></p> <p>SUB AL, data8 SUB AX, data16</p>	<p><math>(AL) \leftarrow (AL) - data8</math> <math>(AX) \leftarrow (AX) - data16</math></p>

# Instruction Set

## 2. Arithmetic Instructions

Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**

<p><b>SBB reg2/ mem, reg1/mem</b></p> <p>SBB reg2, reg1 SBB reg2, mem SBB mem, reg1</p>	<p><math>(reg2) \leftarrow (reg1) - (reg2) - CF</math>  <math>(reg2) \leftarrow (reg2) - (mem) - CF</math>  <math>(mem) \leftarrow (mem) - (reg1) - CF</math></p>
<p><b>SBB reg/mem, data</b></p> <p>SBB reg, data SBB mem, data</p>	<p><math>(reg) \leftarrow (reg) - data - CF</math>  <math>(mem) \leftarrow (mem) - data - CF</math></p>
<p><b>SBB A, data</b></p> <p>SBB AL, data8 SBB AX, data16</p>	<p><math>(AL) \leftarrow (AL) - data8 - CF</math>  <math>(AX) \leftarrow (AX) - data16 - CF</math></p>

# Instruction Set

## 2. Arithmetic Instructions

Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**

	<b>INC reg/ mem</b>	
INC reg16	INC reg8	$(\text{reg8}) \leftarrow (\text{reg8}) + 1$
		$(\text{reg16}) \leftarrow (\text{reg16}) + 1$
	INC mem	$(\text{mem}) \leftarrow (\text{mem}) + 1$
	<b>DEC reg/ mem</b>	
DEC reg16	DEC reg8	$(\text{reg8}) \leftarrow (\text{reg8}) - 1$
		$(\text{reg16}) \leftarrow (\text{reg16}) - 1$
	DEC mem	$(\text{mem}) \leftarrow (\text{mem}) - 1$

# Instruction Set

## 2. Arithmetic Instructions

Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**

<p><b>MUL reg/ mem</b></p> <p>MUL reg</p> <p>MUL mem</p>	<p><u>For byte</u> : <math>(AX) \leftarrow (AL) \times (\text{reg}8)</math>  <u>For word</u> : <math>(DX)(AX) \leftarrow (AX) \times (\text{reg}16)</math></p> <p><u>For byte</u> : <math>(AX) \leftarrow (AL) \times (\text{mem}8)</math>  <u>For word</u> : <math>(DX)(AX) \leftarrow (AX) \times (\text{mem}16)</math></p>
<p><b>IMUL reg/ mem</b></p> <p>IMUL reg</p> <p>IMUL mem</p>	<p><u>For byte</u> : <math>(AX) \leftarrow (AL) \times (\text{reg}8)</math>  <u>For word</u> : <math>(DX)(AX) \leftarrow (AX) \times (\text{reg}16)</math></p> <p><u>For byte</u> : <math>(AX) \leftarrow (AX) \times (\text{mem}8)</math>  <u>For word</u> : <math>(DX)(AX) \leftarrow (AX) \times (\text{mem}16)</math></p>

# Instruction Set

## 2. Arithmetic Instructions

Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**

**DIV reg/ mem**

**DIV reg**

For 16-bit :- 8-bit :

$(AL) \leftarrow (AX) :- (reg8)$  Quotient  
 $(AH) \leftarrow (AX) \text{ MOD}(reg8)$  Remainder

For 32-bit :- 16-bit :

$(AX) \leftarrow (DX)(AX) :- (reg16)$  Quotient  
 $(DX) \leftarrow (DX)(AX) \text{ MOD}(reg16)$  Remainder

**DIV mem**

For 16-bit :- 8-bit :

$(AL) \leftarrow (AX) :- (mem8)$  Quotient  
 $(AH) \leftarrow (AX) \text{ MOD}(mem8)$  Remainder

For 32-bit :- 16-bit :

$(AX) \leftarrow (DX)(AX) :- (mem16)$  Quotient  
 $(DX) \leftarrow (DX)(AX) \text{ MOD}(mem16)$  Remainder

# Instruction Set

## 2. Arithmetic Instructions

Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**

**IDIV reg/ mem**

**IDIV reg**

For 16-bit :- 8-bit :

$(AL) \leftarrow (AX) :- (\text{reg8})$  Quotient  
 $(AH) \leftarrow (AX) \text{ MOD}(\text{reg8})$  Remainder

For 32-bit :- 16-bit :

$(AX) \leftarrow (DX)(AX) :- (\text{reg16})$  Quotient  
 $(DX) \leftarrow (DX)(AX) \text{ MOD}(\text{reg16})$  Remainder

**IDIV mem**

For 16-bit :- 8-bit :

$(AL) \leftarrow (AX) :- (\text{mem8})$  Quotient  
 $(AH) \leftarrow (AX) \text{ MOD}(\text{mem8})$  Remainder

For 32-bit :- 16-bit :

$(AX) \leftarrow (DX)(AX) :- (\text{mem16})$  Quotient  
 $(DX) \leftarrow (DX)(AX) \text{ MOD}(\text{mem16})$  Remainder

# Instruction Set

## 2. Arithmetic Instructions

Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**



<p><b>CMP reg2/mem, reg1/ mem</b></p> <p><b>CMP reg2, reg1</b></p> <p><b>CMP reg2, mem</b></p> <p><b>CMP mem, reg1</b></p>	<p><b>Modify flags <math>\leftarrow</math> (reg2) – (reg1)</b></p> <p><b>If (reg2) &gt; (reg1) then CF=0, ZF=0, SF=0</b></p> <p><b>If (reg2) &lt; (reg1) then CF=1, ZF=0, SF=1</b></p> <p><b>If (reg2) = (reg1) then CF=0, ZF=1, SF=0</b></p> <p><b>Modify flags <math>\leftarrow</math> (reg2) – (mem)</b></p> <p><b>If (reg2) &gt; (mem) then CF=0, ZF=0, SF=0</b></p> <p><b>If (reg2) &lt; (mem) then CF=1, ZF=0, SF=1</b></p> <p><b>If (reg2) = (mem) then CF=0, ZF=1, SF=0</b></p> <p><b>Modify flags <math>\leftarrow</math> (mem) – (reg1)</b></p> <p><b>If (mem) &gt; (reg1) then CF=0, ZF=0, SF=0</b></p> <p><b>If (mem) &lt; (reg1) then CF=1, ZF=0, SF=1</b></p> <p><b>If (mem) = (reg1) then CF=0, ZF=1, SF=0</b></p>
--	---

# Instruction Set

## 2. Arithmetic Instructions

Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**



<p><b>CMP reg/mem, data</b></p> <p>CMP reg, data</p>	<p>Modify flags <math>\leftarrow</math> (reg) - (data)</p> <p>If (reg) &gt; data then CF=0, ZF=0, SF=0            If (reg) &lt; data then CF=1, ZF=0, SF=1            If (reg) = data then CF=0, ZF=1, SF=0</p>
<p>CMP mem, data</p>	<p>Modify flags <math>\leftarrow</math> (mem) - (mem)</p> <p>If (mem) &gt; data then CF=0, ZF=0, SF=0            If (mem) &lt; data then CF=1, ZF=0, SF=1            If (mem) = data then CF=0, ZF=1, SF=0</p>



# Instruction Set

## 2. Arithmetic Instructions

Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**



<p><b>CMP A, data</b></p> <p><b>CMP AL, data8</b></p>	<p><b>Modify flags <math>\leftarrow</math> (AL) – data8</b></p> <p><b>If (AL) &gt; data8 then CF=0, ZF=0, SF=0</b></p> <p><b>If (AL) &lt; data8 then CF=1, ZF=0, SF=1</b></p> <p><b>If (AL) = data8 then CF=0, ZF=1, SF=0</b></p>
<p><b>CMP AX, data16</b></p>	<p><b>Modify flags <math>\leftarrow</math> (AX) – data16</b></p> <p><b>If (AX) &gt; data16 then CF=0, ZF=0, SF=0</b></p> <p><b>If (mem) &lt; data16 then CF=1, ZF=0, SF=1</b></p> <p><b>If (mem) = data16 then CF=0, ZF=1, SF=0</b></p>

# Instruction Set

## 3. Logical Instructions

Mnemonics: **AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...**

AND A, data AND AL, data8  AND AX, data16	$(AL) \leftarrow (AL) \& \text{data8}$  $(AX) \leftarrow (AX) \& \text{data16}$
AND reg/mem, data AND reg, data  AND mem, data	$(\text{reg}) \leftarrow (\text{reg}) \& \text{data}$  $(\text{mem}) \leftarrow (\text{mem}) \& \text{data}$

# Instruction Set

## 3. Logical Instructions

Mnemonics: **AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...**

OR reg2/mem, reg1/mem OR reg2, reg1  OR reg2, mem  OR mem, reg1	$(reg2) \leftarrow (reg2)   (reg1)$  $(reg2) \leftarrow (reg2)   (mem)$  $(mem) \leftarrow (mem)   (reg1)$
OR reg/mem, data OR reg, data OR mem, data	$(reg) \leftarrow (reg)   data$  $(mem) \leftarrow (mem)   data$
OR A, data OR AL, data8 OR AX, data16	$(AL) \leftarrow (AL)   data8$  $(AX) \leftarrow (AX)   data16$

# Instruction Set

## 3. Logical Instructions

Mnemonics: **AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...**

XOR reg2/mem, reg1/mem XOR reg2, reg1 XOR reg2, mem XOR mem, reg1	$(reg2) \leftarrow (reg2) \wedge (reg1)$ $(reg2) \leftarrow (reg2) \wedge (mem)$ $(mem) \leftarrow (mem) \wedge (reg1)$
XOR reg/mem, data XOR reg, data XOR mem, data	$(reg) \leftarrow (reg) \wedge data$ $(mem) \leftarrow (mem) \wedge data$
XOR A, data XOR AL, data8 XOR AX, data16	$(AL) \leftarrow (AL) \wedge data8$ $(AX) \leftarrow (AX) \wedge data16$

# Instruction Set

## 3. Logical Instructions


Mnemonics: **AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...**

TEST reg2/mem, reg1/mem TEST reg2, reg1 TEST reg2, mem TEST mem, reg1	Modify flags $\leftarrow$ (reg2) & (reg1) Modify flags $\leftarrow$ (reg2) & (mem) Modify flags $\leftarrow$ (mem) & (reg1)
TEST reg/mem, data TEST reg, data TEST mem, data	Modify flags $\leftarrow$ (reg) & data Modify flags $\leftarrow$ (mem) & data
TEST A, data TEST AL, data8 TEST AX, data16	Modify flags $\leftarrow$ (AL) & data8 Modify flags $\leftarrow$ (AX) & data16

# Instruction Set

## 3. Logical Instructions

Mnemonics: **AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...**



# Instruction Set

## 3. Logical Instructions

Mnemonics: **AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...**

SHL reg/mem or SAL reg/mem

SHL reg or SAL reg


- i) SHL reg, 1 or SAL reg, 1
- ii) SHL reg, CL or SAL reg, CL

SHL mem or SAL mem


- i) SHL mem, 1 or SAL mem, 1
- ii) SHL mem, CL or SAL mem, CL

$$CF \leftarrow B_{\text{MSD}} ; B_{n+1} \leftarrow B_n ; B_{\text{LSD}} \leftarrow 0$$

reg 8 / mem 8



reg 16 / mem 16



# Instruction Set

## 3. Logical Instructions

Mnemonics: **AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...**

RCR reg/mem

RCR reg

i) RCR reg, 1



ii) RCR reg, CL

RCR mem

i) RCR mem, 1

ii) RCR mem, CL

$$B_n \leftarrow B_{n-1} ; B_{\text{MSD}} \leftarrow \text{CF} ; \text{CF} \leftarrow B_{\text{LSD}}$$






# Instruction Set

## 3. Logical Instructions

Mnemonics: **AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...**



# Instruction Set

## 4. String Manipulation Instructions

String : Sequence of bytes or words

8086 instruction set includes instruction for string movement, comparison, scan, load and store.

REP instruction prefix : used to repeat execution of string instructions

String instructions end with **S** or **SB** or **SW**.

**S** represents string, **SB** string byte and **SW** string word.

Offset or effective address of the source operand is stored in **SI** register and that of the destination operand is stored in **DI** register.

Depending on the status of **DF**, **SI** and **DI** registers are automatically updated.

$DF = 0 \Rightarrow$  SI and DI are incremented by 1 for byte and 2 for word.

$DF = 1 \Rightarrow$  SI and DI are decremented by 1 for byte and 2 for word.

# Instruction Set

## 4. String Manipulation Instructions

Mnemonics: **REP, MOVS, CMPS, SCAS, LODS, STOS**

<p><b>REP</b></p> <p><b>REPZ/ REPE</b></p> <p><b>(Repeat CMPS or SCAS until ZF = 0)</b></p>	<p>While <math>CX \neq 0</math> and <math>ZF = 1</math>, repeat execution of string instruction and <math>(CX) \leftarrow (CX) - 1</math></p>
<p><b>REPNZ/ REPNE</b></p> <p><b>(Repeat CMPS or SCAS until ZF = 1)</b></p>	<p>While <math>CX \neq 0</math> and <math>ZF = 0</math>, repeat execution of string instruction and <math>(CX) \leftarrow (CX) - 1</math></p>

# Instruction Set

## 4. String Manipulation Instructions

Mnemonics: **REP, MOVS, CMPS, SCAS, LODS, STOS**

**MOVS**

**MOVSB**

$$MA = (DS) \times 16_{10} + (SI)$$

$$MA_E = (ES) \times 16_{10} + (DI)$$

$$(MA_E) \leftarrow (MA)$$

$$\text{If } DF = 0, \text{ then } (DI) \leftarrow (DI) + 1; (SI) \leftarrow (SI) + 1$$

$$\text{If } DF = 1, \text{ then } (DI) \leftarrow (DI) - 1; (SI) \leftarrow (SI) - 1$$

**MOVSW**

$$MA = (DS) \times 16_{10} + (SI)$$

$$MA_E = (ES) \times 16_{10} + (DI)$$

$$(MA_E; MA_E + 1) \leftarrow (MA; MA + 1)$$

$$\text{If } DF = 0, \text{ then } (DI) \leftarrow (DI) + 2; (SI) \leftarrow (SI) + 2$$

$$\text{If } DF = 1, \text{ then } (DI) \leftarrow (DI) - 2; (SI) \leftarrow (SI) - 2$$

# Instruction Set

## 4. String Manipulation Instructions

Mnemonics: **REP, MOVS, CMPS, SCAS, LODS, STOS**

Compare two string byte or string word

	<p><b>CMPS</b></p> <p><b>CMPSB</b></p> $MA = (DS) \times 16_{10} + (SI)$ $MA_E = (ES) \times 16_{10} + (DI)$ <p>Modify flags <math>\leftarrow (MA) - (MA_E)</math></p> <p>If <math>(MA) &gt; (MA_E)</math>, then CF = 0; ZF = 0; SF = 0</p> <p>If <math>(MA) &lt; (MA_E)</math>, then CF = 1; ZF = 0; SF = 1</p> <p>If <math>(MA) = (MA_E)</math>, then CF = 0; ZF = 1; SF = 0</p> <p style="text-align: right;"><u>For byte operation</u></p> <p>If DF = 0, then <math>(DI) \leftarrow (DI) + 1</math>; <math>(SI) \leftarrow (SI) + 1</math></p> <p>If DF = 1, then <math>(DI) \leftarrow (DI) - 1</math>; <math>(SI) \leftarrow (SI) - 1</math></p> <p style="text-align: right;"><u>For word operation</u></p> <p>If DF = 0, then <math>(DI) \leftarrow (DI) + 2</math>; <math>(SI) \leftarrow (SI) + 2</math></p> <p>If DF = 1, then <math>(DI) \leftarrow (DI) - 2</math>; <math>(SI) \leftarrow (SI) - 2</math></p>
<p><b>CMPSW</b></p>	

# Instruction Set

## 4. String Manipulation Instructions

Mnemonics: **REP, MOVS, CMPS, SCAS, LODS, STOS**

Scan (compare) a string byte or word with accumulator

**SCAS**

SCASB

$MA_E = (ES) \times 16_{10} + (DI)$   
 Modify flags  $\leftarrow (AL) - (MA_E)$

If  $(AL) > (MA_E)$ , then  $CF = 0$ ;  $ZF = 0$ ;  $SF = 0$

If  $(AL) < (MA_E)$ , then  $CF = 1$ ;  $ZF = 0$ ;  $SF = 1$

If  $(AL) = (MA_E)$ , then  $CF = 0$ ;  $ZF = 1$ ;  $SF = 0$

If  $DF = 0$ , then  $(DI) \leftarrow (DI) + 1$

If  $DF = 1$ , then  $(DI) \leftarrow (DI) - 1$

SCASW

$MA_E = (ES) \times 16_{10} + (DI)$   
 Modify flags  $\leftarrow (AX) - (MA_E)$

If  $(AX) > (MA_E ; MA_E + 1)$ , then  $CF = 0$ ;  $ZF = 0$ ;  $SF = 0$

If  $(AX) < (MA_E ; MA_E + 1)$ , then  $CF = 1$ ;  $ZF = 0$ ;  $SF = 1$

If  $(AX) = (MA_E ; MA_E + 1)$ , then  $CF = 0$ ;  $ZF = 1$ ;  $SF = 0$

If  $DF = 0$ , then  $(DI) \leftarrow (DI) + 2$

If  $DF = 1$ , then  $(DI) \leftarrow (DI) - 2$

# Instruction Set

## 4. String Manipulation Instructions

Mnemonics: **REP, MOVS, CMPS, SCAS, LODS, STOS**

Load string byte in to AL or string word in to AX

<p><b>LODS</b></p> <p>LODSB</p>	<p><math>MA = (DS) \times 16_{10} + (SI)</math>  <math>(AL) \leftarrow (MA)</math></p> <p>If DF = 0, then <math>(SI) \leftarrow (SI) + 1</math></p> <p>If DF = 1, then <math>(SI) \leftarrow (SI) - 1</math></p>
<p>LODSW</p>	<p><math>MA = (DS) \times 16_{10} + (SI)</math>  <math>(AX) \leftarrow (MA ; MA + 1)</math></p> <p>If DF = 0, then <math>(SI) \leftarrow (SI) + 2</math></p> <p>If DF = 1, then <math>(SI) \leftarrow (SI) - 2</math></p>

# Instruction Set

## 4. String Manipulation Instructions

Mnemonics: **REP, MOVS, CMPS, SCAS, LODS, STOS**

Store byte from AL or word from AX in to string

<p><b>STOS</b></p> <p><b>STOSB</b></p>	<p><math>MA_E = (ES) \times 16_{10} + (DI)</math>  <math>(MA_E) \leftarrow (AL)</math></p> <p>If DF = 0, then <math>(DI) \leftarrow (DI) + 1</math></p> <p>If DF = 1, then <math>(DI) \leftarrow (DI) - 1</math></p>
<p><b>STOSW</b></p>	<p><math>MA_E = (ES) \times 16_{10} + (DI)</math>  <math>(MA_E ; MA_E + 1) \leftarrow (AX)</math></p> <p>If DF = 0, then <math>(DI) \leftarrow (DI) + 2</math></p> <p>If DF = 1, then <math>(DI) \leftarrow (DI) - 2</math></p>



# Instruction Set

## 5. Processor Control Instructions

Mnemonics	Explanation
STC	Set CF $\leftarrow$ 1
CLC	Clear CF $\leftarrow$ 0
CMC	Complement carry CF $\leftarrow$ CF'
STD	Set direction flag DF $\leftarrow$ 1
CLD	Clear direction flag DF $\leftarrow$ 0
STI	Set interrupt enable flag IF $\leftarrow$ 1
CLI	Clear interrupt enable flag IF $\leftarrow$ 0
NOP	No operation
HLT	Halt after interrupt is set
WAIT	Wait for TEST pin active
ESC opcode mem/ reg	Used to pass instruction to a coprocessor which shares the address and data bus with the 8086
LOCK	Lock bus during next instruction

# Instruction Set

## 6. Control Transfer Instructions

Transfer the control to a specific destination or target instruction ■  
Do not affect flags ■

8086 Unconditional transfers □

Mnemonics	Explanation
CALL reg/ mem/ disp16	Call subroutine
RET	Return from subroutine
JMP reg/ mem/ disp8/ disp16	Unconditional jump

HANAMA UNIVERSITY

# Instruction Set

## 6. Control Transfer Instructions

8086 signed conditional branch instructions

8086 unsigned conditional branch instructions



Checks flags

If conditions are true, the program control is transferred to the new memory location in the same segment by modifying the content of IP



# Instruction Set

## 6. Control Transfer Instructions

8086 signed conditional branch   
instructions

Name	Alternate name
JE disp8 Jump if equal	JZ disp8 Jump if result is 0
JNE disp8 Jump if not equal	JNZ disp8 Jump if not zero
JG disp8 Jump if greater	JNLE disp8 Jump if not less or equal
JGE disp8 Jump if greater than or equal	JNL disp8 Jump if not less
JL disp8 Jump if less than	JNGE disp8 Jump if not greater than or equal
JLE disp8 Jump if less than or equal	JNG disp8 Jump if not greater

8086 unsigned conditional branch   
instructions

Name	Alternate name
JE disp8 Jump if equal	JZ disp8 Jump if result is 0
JNE disp8 Jump if not equal	JNZ disp8 Jump if not zero
JA disp8 Jump if above	JNBE disp8 Jump if not below or equal
JAE disp8 Jump if above or equal	JNB disp8 Jump if not below
JB disp8 Jump if below	JNAE disp8 Jump if not above or equal
JBE disp8 Jump if below or equal	JNA disp8 Jump if not above

# Instruction Set

## 6. Control Transfer Instructions

8086 conditional branch instructions affecting individual flags

Mnemonics	Explanation
JC disp8	Jump if CF = 1
JNC disp8	Jump if CF = 0
JP disp8	Jump if PF = 1
JNP disp8	Jump if PF = 0
JO disp8	Jump if OF = 1
JNO disp8	Jump if OF = 0
JS disp8	Jump if SF = 1
JNS disp8	Jump if SF = 0
JZ disp8	Jump if result is zero, i.e, Z = 1
JNZ disp8	Jump if result is not zero, i.e, Z = 1